Faculty Directory
Nikos Hardavellas

Associate Professor of Computer Science

Associate Professor of Electrical and Computer Engineering

Contact

2233 Tech Drive
Mudd Room 3517
Evanston, IL 60208-3109

847-491-2970Email Nikos Hardavellas

Website

Nikos Hardavellas' Homepage

Intel Parallel Computing Center at Northwestern


Departments

Computer Science

Electrical and Computer Engineering


Download CV

Education

Ph.D. Computer Science, Carnegie Mellon University, Pittsburgh, PA

M.S. Computer Science, Carnegie Mellon University, Pittsburgh, PA

M.S. Computer Science, University of Rochester, Rochester, NY

B.S. Computer Science, University of Crete, Heraklion, Crete, Greece


Research Interests

I work on Computer Architecture, primarily on techniques to enable extreme-scale multi-core processors. Such designs are elusive due to technological limitations on yield, power, and memory bandwidth. My research aims to pave the way to energy-efficient computing by investigating ideas to combat dark silicon, and to speed up the execution of programs by several factors through parallelism extraction, memoization at the software and hardware levels, blending of compilers, operating systems and architectures, and the use of emerging technologies. Our work extends across multiple stacks: emerging devices (nanophotonics, quantum), circuit design, processor architecture, memory systems, interconnects, compilers, runtime environments, and system software.


Selected Publications

    C. Hetland, G. Tziantzioulis, B. Suchy, M. Leonard, J. Han, J. Albers, N. Hardavellas and P. Dinda. Breaking Down Barriers: Paths to Fast Thread Synchronization on the Node. In Proceedings of the 28th International Symposium on High-Performance Parallel and Distributed Computing (HPDC), Phoenix, Arizona, June 2019.

    G. Tziantzioulis, N. Hardavellas and S. Campanoni. Temporal Approximate Function Memoization. IEEE Micro, Special Issue on Approximate Computing, Vol. 38(4), pp. 60–70, July/August 2018.

    E. A. Deiana, V. St-Amour, P. Dinda, N. Hardavellas and S. Campanoni. Unconventional Parallelization of Nondeterministic Applications. In Proceedings of the 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Williamsburg, VA, March 2018.

    Y. Demir, N. Terzenidis, H. Han, D. Syrivelis, G. T. Kanellos, N. Hardavellas, N. Pleros, S. Kandula, and F. Bustamante. Harnessing Path Divergence for Laser Control in Data Center Networks. In Proceedings of the 2017 IEEE Photonics Society Summer Topical Meeting Series (IEEE SUM), San Juan, Puerto Rico, July 2017.

    Y. Demir and N. Hardavellas. Energy Proportional Photonic Interconnects. In ACM Transactions on Architecture and Code Optimization (TACO), Vol. 13(5), December 2016.

    Y. Demir and N. Hardavellas. Energy Proportional Photonic Flattened-Butterfly Networks. In Proceedings of the 22nd IEEE International Symposium on High Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016.

    G. Tziantzioulis, A. M. Gok, S M Faisal, N. Hardavellas, S. Ogrenci-Memik, and S. Parthasarathy. Lazy Pipelines: Enhancing Quality in Approximate Computing. In Proceedings of the Design, Automation, and Test in Europe (DATE), Dresden, Germany, March 2016.

    S M Faisal, G. Tziantzioulis, A. M. Gok, S. Parthasarathy, N. Hardavellas, and S. Ogrenci-Memik. Edge Importance Identification for Energy Efficient Graph Processing. In Proceedings of the 2015 IEEE International Conference on Big Data (IEEE BigData), Santa Clara, CA, October 2015.

    Y. Demir and N. Hardavellas. Parka: Thermally Insulated Nanophotonic Interconnects. In Proceedings of the 9th International Symposium on Networks-on-Chip (NOCS), Vancouver, Canada, September 2015.

    G. Tziantzioulis, A. M. Gok, S. M. Faisal, N. Hardavellas, S. Memik, and S. Parthasarathy. b-HiVE: A Bit-Level History-Based Error Model with Value Correlation for Voltage-Scaled Integer and Floating Point Units. In Proceedings of the Design Automation Conference (DAC), San Francisco, CA, June 2015.

    Y. Demir and N. Hardavellas. EcoLaser: An Adaptive Laser Control for Energy-Efficient On-Chip Photonic Interconnects. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), La Jolla, CA, August 2014.

    Y. Demir, Y. Pan, S. Song, N. Hardavellas, G. Memik and J. Kim. Galaxy: A High-Performance Energy-Efficient Multi-Chip Architecture Using Photonic Interconnects. In Proceedings of the ACM International Conference on Supercomputing (ICS), pp. 303--312, Munich, Germany, June 2014.

    M. Schuchhardt, A. Das, N. Hardavellas, G. Memik, and A. Choudhary. The Impact of Dynamic Directories on Multicore Interconnects. IEEE Computer, Special Issue on Multicore Memory Coherence, Vol. 46(10), October 2013.

    N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki. Toward Dark Silicon in Servers. In IEEE Micro, Special Issue on Big Chips, Vol. 31(4), pp. 6-15, July/August 2011. IEEE Micro Spotlight Paper,February 2012.

    S. Liu, B. Leung, A. Neckar, S. Ogrenci-Memik, G. Memik, and N. Hardavellas. Hardware/Software Techniques for DRAM Thermal Management. In Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA), San Antonio, TX, February 2011.

    N. Hardavellas, M. Ferdman, B. Falsafi and A. Ailamaki. Near-Optimal Cache Block Placement with Reactive Nonuniform Cache Architectures. IEEE Micro, Vol. 30(1), pp. 20-28, January/February 2010. IEEE Micro Top Picks from Computer Architecture Conferences.

    I. Pandis, R. Johnson, N. Hardavellas and A. Ailamaki. Data-Oriented Transaction Execution. In Proceedings of the VLDB Endowment (PVLDB), Vol. 3(1), pp. 928-939, August 2010.

    N. Hardavellas, M. Ferdman, B. Falsafi and A. Ailamaki. Reactive NUCA: Near-Optimal Block Placement and Replication in Distributed Caches. In Proceedings of the 36th ACM/IEEE Annual International Symposium on Computer Architecture (ISCA), pp. 184–195, Austin, TX, June 2009.

    R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi. Shore-MT: A Scalable Storage Manager for the Multicore Era. In Proceedings of the 12th International Conference on Extending Database Technology (EDBT), pp. 24–35, Saint-Petersburg, Russia, March 2009.

    J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. C. Hoe. Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 197–209, Chicago, IL, December 2007.

    N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi. Database Servers on Chip Multiprocessors: Limitations and Opportunities. In Proceedigs offf the 3rd Biennial Conference on Innovative Data Systems Research (CIDR), pp. 79–87, Asilomar, CA, January 2007.

    T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal Streaming of Shared Memory. In Proceedings of the 32nd ACM/IEEE Annual International Symposium on Computer Architecture (ISCA), pp. 222–233, Madison, WI, June 2005.

    N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. C. Hoe, and A. Nowatzyk. SimFlex: a Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture. ACM SIGMETRICS Performance Evaluation Review (PER) Special Issue on Tools for Computer Architecture Research, Vol. 31(4), pp. 31–35, March 2004.

    R. J. Stets, S. Dwarkadas, N. Hardavellas, G. C. Hunt, L. Kontothanassis, S. Parthasarathy, and M. L. Scott. Cashmere-2L: Software Coherent Shared Memory on a Clustered Remote-Write Network. In Proceedings of the 16th ACM Symposium on Operating Systems Principles (SOSP), pp. 170–183, Saint Malo, France, October 1997.

    L. Kontothanassis, G. C. Hunt, R. J. Stets, N. Hardavellas, M. Cierniak, S. Parthasarathy, W. Meira Jr., S. Dwarkadas, and M. L. Scott. VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks. In Proceedings of the 24th ACM/IEEE Annual International Symposium on Computer Architecture (ISCA), pp. 157–169, Denver, CO, June 1997.